Substrate-Like PCB (SLP) Technology Expands Beyond Smartphones into Automotive and IoT

Substrate-Like PCB (SLP) Technology Expands Beyond Smartphones into Automotive and IoT

When Apple introduced the first SLP (Substrate-Like PCB) main board in the iPhone X in 2017, the technology was viewed as a smartphone-exclusive innovation — an expensive, low-yield process justified only by the extreme miniaturization demands of flagship handsets. Eight years later, SLP has matured into a technology category that is reshaping interconnect design across multiple industries.

In 2026, SLP — defined as PCBs manufactured using modified semi-additive process (mSAP) to achieve line/space (L/S) dimensions below 30/30 μm — is moving into automotive ADAS modules, IoT edge computing devices, wearable medical electronics, and AR/VR systems. The expansion is driven by converging forces: component miniaturization (0201M passives, WLCSP packages), system integration demands, and significant yield improvements that have brought SLP costs down to levels viable for mid-volume applications.

Understanding the Technology Gap

To appreciate why SLP matters, it helps to understand the interconnect technology spectrum:

• Conventional PCB (subtractive etch): L/S ≥ 75/75 μm. The workhorse of electronics, using standard photolithography and wet etch. Mature, high-yield, low-cost.
• Advanced HDI (subtractive etch with HDI technology): L/S 50/50 to 75/75 μm. Adds laser-drilled microvias, sequential lamination, and finer photolithography. Broad adoption across consumer electronics, telecom, and medical devices.
• SLP (mSAP): L/S 20/20 to 30/30 μm. Fundamentally different process chemistry — instead of etching away unwanted copper from a thick foil, mSAP plates copper onto a thin (2–3 μm) seed layer, patterns the traces with photoresist, and removes only the thin seed between traces. This dramatically reduces undercut and enables much finer features.
• IC substrate (SAP/semi-additive): L/S ≤ 15/15 μm. Full additive or semi-additive processing on specialized core materials, often with ABF (Ajinomoto Build-up Film) dielectric. The domain of flip-chip BGA substrates for processors, memory, and ASICs.

SLP sits precisely in the gap between conventional PCB fabrication and IC substrate manufacturing — and that gap is where many of the most interesting design challenges live in 2026.

The mSAP Process: How It Works

The modified semi-additive process that enables SLP differs from conventional subtractive PCB fabrication in several critical ways:

Starting copper thickness. Conventional PCBs start with 12–35 μm copper foil laminated to the dielectric. Subtractive etching removes unwanted copper, but the etchant undercuts beneath the photoresist, limiting minimum L/S to roughly 1:1 with the copper thickness. A 18 μm foil practically limits L/S to about 50/50 μm.

mSAP starts with an ultra-thin copper foil — typically 2–3 μm — or a sputtered copper seed layer. Traces are defined by photoresist patterning on this thin seed, then copper is electroplated up to the desired thickness (typically 15–20 μm) only in the exposed areas. After resist stripping, only the 2–3 μm seed layer between traces needs to be flash-etched away, resulting in near-vertical trace sidewalls and minimal undercut.

Photolithography requirements. mSAP demands tighter photolithographic control than subtractive processes. For 25 μm L/S, the photoresist must resolve 25 μm features with ≤ 3 μm line width variation across the panel. This requires direct imaging (DI) systems with ≤ 2 μm registration accuracy and exposure uniformity better than ±5%. Stepper-based exposure systems — borrowed from IC substrate manufacturing — are increasingly used for the finest SLP geometries.

Microvia technology. SLP designs typically use microvias with 40–60 μm capture pads and 25–35 μm laser-drilled holes, compared to 100–125 μm capture pads and 75–100 μm holes in conventional HDI. This requires UV laser drilling with pulse control in the nanosecond range and post-drill desmear processes optimized for the thin dielectric layers (25–40 μm) used in SLP stackups.

For a comprehensive overview of trace width and spacing design rules across technology levels, our PCB design rules guide provides detailed specifications.

Beyond Smartphones: New Applications in 2026

Automotive ADAS

The automotive ADAS (Advanced Driver Assistance Systems) market is emerging as SLP’s most significant growth vector outside smartphones. The driver: component density.

A modern front-facing camera module for L2+ autonomous driving integrates an image sensor, ISP (image signal processor), serializer/deserializer IC, power management, and passive components into a package smaller than a matchbox. The PCB connecting these components must route hundreds of signals in a volume that conventional HDI cannot accommodate.

Bosch, Continental, and Denso are all qualifying SLP-based substrates for ADAS sensor modules, with production ramp expected through 2027. The automotive qualification adds complexity — AEC-Q100 component reliability requirements extend to the PCB substrate, demanding thermal cycling performance from −40°C to +150°C and vibration resistance that smartphones never face.

IoT Edge Computing

IoT edge devices — industrial sensors, environmental monitors, smart agriculture nodes — increasingly embed processing capability (microcontrollers, edge AI accelerators) alongside sensors, wireless communication, and power management. The miniaturization pressure is driven not by consumer aesthetics but by deployment constraints: devices must fit inside industrial enclosures, attach to structural monitoring points, or embed in agricultural equipment.

SLP enables these multi-function designs in form factors 30–50% smaller than equivalent HDI implementations. Companies like Nordic Semiconductor and Espressif Systems are designing reference platforms that assume SLP-class interconnect density for their latest system-in-package (SiP) modules.

Wearable Medical Devices

The wearable medical device market — continuous glucose monitors, cardiac monitoring patches, drug delivery systems — demands the extreme miniaturization that SLP provides. A continuous glucose monitor like Dexcom G8 or Abbott FreeStyle Libre 4 must fit all electronics (sensor interface, signal conditioning, Bluetooth LE radio, processor, memory, power management) into a patch smaller than a coin.

These devices also require unique PCB characteristics: embedded component technology for passives buried within the PCB layers, biocompatible surface finishes, and flexible or rigid-flex constructions that conform to body contours. SLP’s thin dielectric layers and fine-line routing make it the natural technology platform for next-generation wearable medical electronics.

AR/VR Headsets

Meta’s Quest series, Apple Vision Pro, and emerging competitors from Samsung and Google are pushing AR/VR headset electronics toward extreme integration. The display driver PCBs, eye-tracking modules, and main logic boards in these devices require routing densities that exceed conventional HDI — particularly for the growing number of camera and sensor modules packed into increasingly slim form factors.

Yield and Cost: The 2026 Inflection

The historical barrier to SLP adoption beyond smartphones has been yield and cost. mSAP is inherently more sensitive to process variations than subtractive etching — contamination particles that a conventional PCB line would tolerate can bridge 25 μm gaps, and copper plating non-uniformity that barely affects a 100 μm trace can cause opens on a 25 μm feature.

The yield curve, however, has improved dramatically:

• 2019–2020: SLP yields for smartphone applications: 70–80% (mature designs). First-article yields for new designs: 40–60%.
• 2022–2023: Smartphone SLP yields improved to 85–90%. Automotive/IoT yields (lower volumes, less process maturity): 60–70%.
• 2025–2026: Smartphone SLP yields now exceed 90% at leading fabricators. Automotive/IoT yields have reached 80–88% as process controls and inspection systems have matured.

These yield improvements directly translate to cost reductions. Industry analysts estimate that SLP cost per unit area has declined approximately 35% from 2022 to 2026 for equivalent complexity levels. While SLP remains 2–3× more expensive than conventional HDI on a per-area basis, the area reduction (typically 30–50%) partially offsets this premium, and for applications where miniaturization has direct system-level value (lighter weight, smaller enclosure, reduced cabling), the total cost of ownership calculation increasingly favors SLP.

Manufacturing Landscape

SLP manufacturing remains concentrated among a small number of fabricators with the required capital investment and process expertise:

• AT&S (Austria/China): One of the first non-Asian fabricators to invest in SLP, with mSAP capacity at its Chongqing facility targeting automotive and industrial applications.
• Zhen Ding Technology (ZDT) (Taiwan): Apple’s primary SLP supplier, with massive capacity in mainland China.
• Unimicron (Taiwan): Expanding mSAP capacity across Taiwan and China facilities.
• DSBJ (Dongshan Precision) (China): Rapidly building SLP capacity, particularly for Chinese smartphone OEMs and emerging automotive applications.
• Samsung Electro-Mechanics (South Korea): SLP production primarily for Samsung mobile devices, with diversification into automotive underway.
• Ibiden and Shinko Electric (Japan): Traditionally IC substrate-focused, now extending downward into SLP territory.

For PCB buyers considering SLP, the fabricator selection process is more critical than for conventional PCB — the process expertise, cleanroom infrastructure, and inspection capabilities required for reliable mSAP production cannot be readily improvised.

Design Implications

Designing for SLP requires adjustments to conventional PCB design practices:

Layer count reduction. SLP’s finer features often enable equivalent routing in fewer layers. A design requiring 10 layers in conventional HDI might achieve the same connectivity in 6–8 SLP layers, partially offsetting the per-layer cost premium.

Component placement density. SLP enables tighter component placement — pad-to-pad clearances of 50–75 μm versus 100–150 μm for conventional HDI. This allows designers to minimize signal path lengths, improving both electrical performance and thermal management.

Impedance control. The thin dielectric layers (25–40 μm) in SLP stackups provide excellent impedance control for fine-pitch differential pairs, but also mean that trace width variations have proportionally larger impedance effects. Design-for-manufacturing (DFM) collaboration with the fabricator is essential.

Via-in-pad and stacked microvias. SLP designs routinely use via-in-pad with copper-filled microvias and stacked via structures — capabilities that are standard for SLP fabricators but may require HDI-specific design understanding from the design team.

The SLP-Substrate Convergence

Perhaps the most significant industry trend is the convergence of SLP and IC substrate technologies. As SLP pushes L/S below 20 μm and IC substrates extend to larger panel formats, the two technology domains are meeting in the middle.

This convergence has strategic implications. PCB companies with SLP capability are moving “up” toward substrate applications (chip-last fan-out packaging substrates, interposer-like structures). IC substrate companies are moving “down” toward larger-format SLP applications (automotive modules, large-area IoT boards). The competitive landscape in 2028–2030 will look very different from today, with the traditional boundary between “PCB” and “substrate” increasingly irrelevant.

For design teams and supply chain managers, the takeaway is clear: SLP is no longer a niche smartphone technology. It’s a mainstream interconnect platform for any application where miniaturization, signal integrity, or component density exceeds conventional HDI capabilities. The fabricator ecosystem is maturing, costs are declining, and the design tools are ready. The question is no longer whether to consider SLP, but when your application will require it.

Ready to start your project? Upload your Gerbers for a free engineering review, or talk to an engineer about your design requirements.